

WHAT IS CLAIMED IS:

- 1 1. A processing core, comprising:
2 a first source register including a plurality of first operands;
3 a plurality of second operands;
4 a bitwise inverter coupled to at least one of the first plurality of operands
5 and the second plurality of operands;
6 a destination register including a plurality of results;
7 a plurality of arithmetic processors respectively coupled to the first
8 operands, second operands and results, wherein each arithmetic processor computes one
9 of a sum and a difference of the first operand and a respective second operand.
- 1 2. The processing core of claim 1, further comprising an integrated
2 circuit which includes the first source register, destination register and arithmetic
3 processor.
- 1 3. The processing core of claim 1, wherein the plurality of second
2 operands are equal to each other.
- 1 4. The processing core of claim 1, wherein each arithmetic processor
2 computes at least one of:
3 the result of the first operand plus the respective second operand plus a
4 positive integer; and
5 the result of the first operand minus the respective second operand minus a
6 positive integer.
- 1 5. The processing core of claim 1, wherein the plurality of second
2 operands includes a signed immediate value.
- 1 6. The processing core of claim 1, further comprising a prescaler
2 which scales each of the plurality of second operands.
- 1 7. The processing core of claim 1, wherein a first width of the first
2 source register is a positive integer multiple of a second width of the first operand.
- 1 8. The processing core of claim 1, wherein the sum and the difference
2 are performed on the same carry look-ahead adder.

1 9. A method for performing arithmetic processing, the method
2 comprising the steps of:
3 loading a first and second operands from a primary source register;
4 loading a third and fourth operands from a secondary source register;
5 scaling the third and fourth operands according to a predetermined scaling
6 factor;
7 performing an arithmetic function on the first and third operands to
8 produce a first result;
9 performing the arithmetic function on the second and fourth operands to
10 produce a second result; and
11 storing the first and second results in a destination register.

1 10. The method for performing arithmetic processing of claim 9,
2 further comprising a step of inverting the third and fourth operands.

1 11. The method for performing arithmetic processing of claim 9,
2 further comprising a step of adjusting at least one of the first and second results to avoid
3 saturation of the destination register.

1 12. The method for performing arithmetic processing of claim 9,
2 wherein the step of performing an arithmetic function on the first and third operands
3 comprises calculating the first operand plus the second operand plus a positive integer.

1 13. The method for performing arithmetic processing of claim 9,
2 wherein the step of performing an arithmetic function on the second and fourth operands
3 comprises calculating the second operand minus the fourth operand minus a positive
4 integer.

1 14. The method for performing arithmetic processing of claim 9,
2 wherein the third and fourth operands are the same immediate value.

1 15. The method for performing arithmetic processing of claim 9,
2 wherein the predetermined scaling factor is divisible by two.

1 16. The method for performing arithmetic processing of claim 9,
2 wherein the two performing steps are performed, at least partially, coextensive in time.

1 17. The method for performing arithmetic processing of claim 99,
2 wherein the two performing steps use a ripple look-ahead adder.

1 18. A method for performing arithmetic processing, comprising the
2 steps of:
3 loading a first and second operands from a primary source register;
4 loading an immediate value;
5 performing an arithmetic function on the first operand and immediate
6 value to produce a first result;
7 performing the arithmetic function on the second operand and immediate
8 value to produce a second result; and
9 storing the first and second results in a destination register.

1 19. The method for performing arithmetic processing of claim 18,
2 wherein the immediate value has a width of nine bits.

1 20. The method for performing arithmetic processing of claim 18,
2 wherein the immediate value has a width of thirteen bits.

1 21. The method for performing arithmetic processing of claim 18,
2 wherein the two performing steps are performed, at least partially, coextensive in time.

1 22. The method for performing arithmetic processing of claim 18,
2 further comprising a step of adjusting at least one of the first and second results to avoid
3 saturation of the destination register.